View HD74LV163ATELL_4876019.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HD74LV163A
Synchronous 4-bit Binary Counter (Synchronous Clear)
REJ03D0320-0500Z (Previous ADE-205-265C (Z)) Rev.5.00 Jun. 04, 2004
Description
The HD74LV163A is 4-bit binary counters. All flip flops are clocked simultaneously on the low to high to transition (positive edge) of the clock input waveform. These counters may be preset using the load input. Presetting of all four flip flops is synchronous to the rising edge of clock. When load is held low counting is disabled and the data on the A, B, C and D inputs is loaded into the counter on the rising edge clock. If the load input is taken high before the positive edge of clock, the count operation will be unaffected. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.
Features
* * * * * * * VCC = 2.0 V to 5.5 V operation All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max.) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25C) Output current 6 mA (@VCC = 3.0 V to 3.6 V), 12 mA (@VCC = 4.5 V to 5.5 V) Ordering Information
Package Type SOP-16 pin(JEITA) SOP-16 pin(JEDEC) TSSOP-16 pin Package Code FP-16DAV FP-16DNV TTP-16DAV Package Abbreviation FP RP T Taping Abbreviation (Quantity) EL (2,000 pcs/reel) EL (2,500 pcs/reel) ELL (2,000 pcs/reel)
Part Name HD74LV163AFPEL HD74LV163ARPEL HD74LV163ATELL
Note: Please consult the sales office for the above package availability.
Rev.5.00 Jun. 04, 2004 page 1 of 14
HD74LV163A
Function Table
Inputs CLR L H H H H X LOAD X L H H H X ENP X X X L H X ENT X X L X H X CLK Outputs QA L A No change No change Count up No change QB L B QC L C QD L D
Note: H: High level L: Low level X: Immaterial : Low to high transition : High to low transition A, B, C, D: Data input Carry = ENT * QA * QB * QC * QD
Pin Arrangement
CLR 1 CK 2 A3 B4 C5 D6 ENP 7 GND 8
16 VCC 15 CARRY OUTPUT 14 QA 13 QB 12 QC 11 QD 10 ENT 9 LOAD
(Top view)
Rev.5.00 Jun. 04, 2004 page 2 of 14
HD74LV163A
Absolute Maximum Ratings
Item Supply voltage range Input voltage range*1 Output voltage range*1, 2 Input clamp current Output clamp current Continuous output current Continuous current through VCC or GND Maximum power dissipation at Ta = 25C (in still air)*3 Storage temperature Symbol VCC VI VO IIK IOK IO ICC or IGND PT Tstg Ratings -0.5 to 7.0 -0.5 to 7.0 -0.5 to VCC + 0.5 -0.5 to 7.0 -20 50 25 50 785 500 -65 to 150 Unit V V V mA mA mA mA mW C Conditions
Output: H or L VCC: OFF VI < 0 VO < 0 or VO > VCC VO = 0 to VCC
SOP TSSOP
Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. This value is limited to 5.5 V maximum. 3. The maximum package power dissipation was calculated using a junction temperature of 150C.
Recommended Operating Conditions
Item Supply voltage range Input voltage range Output voltage range Output current Symbol VCC VI VO IOH Min 2.0 0 0 -- -- -- -- -- -- -- -- 0 0 0 -40 Max 5.5 5.5 VCC -50 -2 -6 -12 50 2 6 12 200 100 20 85 Unit V V V A mA Conditions
IOL
A mA
Input transition rise or fall rate
t /v
ns/V
H or L VCC = 2.0 V VCC = 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V VCC = 2.0 V VCC = 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V VCC = 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V
Operating free-air temperature
Ta
C
Note: Unused or floating inputs must be held high or low.
Rev.5.00 Jun. 04, 2004 page 3 of 14
HD74LV163A
Logic Diagram
CLK CLR LOAD Enable P T A
DQ CK Q DQ CK Q
Output QA
Output QB
B
Data Inputs C
DQ CK Q
Output QC
DQ CK Q
Output QD
D Carry Output
Rev.5.00 Jun. 04, 2004 page 4 of 14
HD74LV163A
Timing Diagram
CLR LOAD A Data Inputs B C D CLK ENP ENT QA Out puts QB QC QD Carry
12 13 14 15 0 1 2
Count
Clear Preset
Inhibit
Rev.5.00 Jun. 04, 2004 page 5 of 14
HD74LV163A
DC Electrical Characteristics
Ta = -40 to 85C Item Input voltage Symbol VIH VCC (V)* 2.0 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 2.0 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 Min to Max 2.3 3.0 4.5 Min to Max 2.3 3.0 4.5 0 to 5.5 5.5 0 3.3 Min 1.5 VCC x 0.7 VCC x 0.7 VCC x 0.7 -- -- -- -- VCC - 0.1 2.0 2.48 3.8 -- -- -- -- -- -- -- -- Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 1.7 Max -- -- -- -- 0.5 VCC x 0.3 VCC x 0.3 VCC x 0.3 -- -- -- -- 0.1 0.4 0.44 0.55 1 20 5 -- Unit V Test Conditions
VIL
Output voltage
VOH
V
VOL
Input current Quiescent supply current Output leakage current Input capacitance
IIN ICC IOFF CIN
A A A pF
IOL = -50 A IOL = -2 mA IOL = -6 mA IOL = -12 mA IOL = 50 A IOL = 2 mA IOL = 6 mA IOL = 12 mA VIN = 5.5 V or GND VIN = VCC or GND, IO = 0 VI or VO = 0 V to 5.5 V VI = VCC or GND
Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.
Rev.5.00 Jun. 04, 2004 page 6 of 14
HD74LV163A
Switching Characteristics
VCC = 2.5 0.2 V Ta = 25C Item Maximum clock frequency Propagation delay time Symbol fmax tPLH/tPHL tPLH/tPHL Count mode tPLH/tPHL Load mode tPLH/tPHL Setup time tsu Min 50 30 -- -- -- -- -- -- -- -- 7.5 10.0 9.5 6.0 1.5 1.5 7.0 Typ 90 60 11.1 14.3 11.5 14.7 13.8 17.0 10.3 14.0 -- -- -- -- -- -- -- Max -- -- 16.2 19.2 17.0 20.0 20.6 23.6 15.7 18.7 -- -- -- -- -- -- -- Ta = -40 to 85C Min 40 25 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 8.5 11.5 11.0 6.0 1.5 1.5 7.0 Max -- -- 19.5 22.5 20.5 23.5 24.5 27.5 19.0 22.0 -- -- -- -- -- -- -- Unit MHz ns Test Conditions CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CLK CLK CLK ENT Q Carry Carry Carry FROM (Input) TO (Output)
ns
Data before CLK LOAD before CLK ENT, ENP before CLK CLR before CLK
Hold time Pulse width
th tw
ns ns CLR after CLK CLK H or L
Rev.5.00 Jun. 04, 2004 page 7 of 14
HD74LV163A
Switching Characteristics (cont)
VCC = 3.3 0.3 V Ta = 25C Item Maximum clock frequency Propagation delay time Symbol tmax tPLH/tPHL tPLH/tPHL Count mode tPLH/tPHL Load mode tPLH/tPHL Setup time tsu Min 80 55 -- -- -- -- -- -- -- -- 5.5 8.0 7.5 4.0 1.0 1.0 5.0 Typ 130 85 8.3 10.8 8.7 11.2 11.0 13.5 7.5 10.5 -- -- -- -- -- -- -- Max -- -- 12.8 16.3 13.6 17.1 17.2 20.7 12.3 15.8 -- -- -- -- -- -- -- Ta = -40 to 85C Min 70 50 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 6.5 9.5 9.0 4.0 1.0 1.0 5.0 Max -- -- 15.0 18.5 16.0 19.5 20.0 23.5 14.5 18.0 -- -- -- -- -- -- -- Unit MHz ns Test Conditions CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF FROM (Input) TO (Output)
CLK CLK CLK ENT
Q Carry Carry Carry
ns
Data before CLK LOAD before CLK ENT, ENP before CLK CLR before CLK
Hold time Pulse width
th tw
ns ns CLR after CLK CLK H or L VCC = 5.0 0.5 V
Ta = 25C Item Maximum clock frequency Propagation delay time Symbol tmax tPLH/tPHL tPLH/tPHL Count mode tPLH/tPHL Load mode tPLH/tPHL Setup time tsu Min 135 95 -- -- -- -- -- -- -- -- 4.5 5.0 5.0 3.5 1.0 1.5 5.0 Typ 185 125 4.9 8.7 4.9 6.4 6.2 7.7 4.9 6.4 -- -- -- -- -- -- -- Max -- -- 8.1 10.1 8.1 10.1 10.3 12.3 8.1 10.1 -- -- -- -- -- -- --
Ta = -40 to 85C Min 115 85 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 4.5 6.0 6.0 3.5 1.0 1.5 5.0 Max -- -- 9.5 11.5 9.5 11.5 12.0 14.0 9.5 11.5 -- -- -- -- -- -- -- Unit MHz ns
Test Conditions CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF
FROM (Input)
TO (Output)
CLK CLK CLK ENT
Q Carry Carry Carry
ns
Data before CLK LOAD before CLK ENT, ENP before CLK CLR before CLK CLR after CLK CLK H or L
Hold time Pulse width
th tw
ns ns
Rev.5.00 Jun. 04, 2004 page 8 of 14
HD74LV163A
Operating Characteristics
CL = 50 pF Item Power dissipation capacitance Symbol CPD VCC (V) 3.3 5.0 Ta = 25C Min Typ -- -- 17.3 20.6 Max -- -- Unit pF Test Conditions f = 10 MHz
Noise Characteristics
CL = 50 pF Ta = 25C Item Quiet output, maximum dynamic VOL Quiet output, minimum dynamic VOL Quiet output, minimum dynamic VOH High-level dynamic input voltage Low-level dynamic input voltage Symbol VOL (P) VOL (V) VOH (V) VIH (D) VIL (D) VCC (V) 3.3 3.3 3.3 3.3 3.3 Min -- -- -- 2.31 -- Typ 0.3 -0.3 3.0 -- -- Max 0.8 -0.8 -- -- 0.99 Unit V V V V V Test Conditions
Test Circuit
Measurement point
CL*
Note: 1. CL includes the probe and jig capacitance.
Rev.5.00 Jun. 04, 2004 page 9 of 14
HD74LV163A
Waveforms
Waveform - 1 Count mode tWH tWL VCC CLK 50% 50% GND VOH Q, CARRY tpLH 50% tpHL 50% VOL
Waveform - 2 Preset mode VCC LOAD tsu 50% th 50% tsu th GND
A to D tsu th
50%
VCC CLK 50% tpLH, tpHL VOH Q, CARRY 50% VOL 50% GND
Rev.5.00 Jun. 04, 2004 page 10 of 14
HD74LV163A
Waveform - 3 Count enable mode VCC ENP ENT tsu 50% th 50% GND tsu th VCC CLK 50% 50% GND VOH Q VOL Waveform - 4 Clear mode CLR 50% tsu CLK th VCC 50% GND VOH Q, CARRY VOL 50% GND VCC
Rev.5.00 Jun. 04, 2004 page 11 of 14
HD74LV163A
Waveform - 5 Cascade mode (set to maximum count number) VCC ENT 50% 50% GND
VOH CARRY 50% 50% VOL
tpLH
tpHL
Note: 1. Input waveform: PRR1 MHz, duty cycle 50%, t r 3 ns, t f 3 ns
Application
Cascade circuitry
H: COUNT L : DISABLE
INPUTS
INPUTS
INPUTS
LD A ENP
B
C
D
LD A ENP
B
C
D
LD A ENP
B
C
D
H: COUNT L : DISABLE
ENT CK
CARRY
ENT CK
CARRY
ENT CK
CARRY
to next stages
CLR QA QB QC QD
CLR QA QB QC QD
CLR QA QB QC QD
OUTPUT CLR CLK
OUTPUT
OUTPUT
Rev.5.00 Jun. 04, 2004 page 12 of 14
HD74LV163A
Package Dimensions
As of January, 2003
10.06 10.5 Max 16 9
Unit: mm
1
*0.20 0.05
8
0.80 Max
5.5
0.20 7.80 + 0.30 -
2.20 Max
1.15
1.27
0.10 0.10
0 - 8
0.70 0.20
*0.40 0.06
0.15
0.12 M
Package Code JEDEC JEITA Mass (reference value) FP-16DAV -- Conforms 0.24 g
*Ni/Pd/Au plating
As of January, 2003
Unit: mm
9.9 10.3 Max 16 9
1 1.27 0.635 Max
8
0.11 0.14 + 0.04 - 1.75 Max
3.95
*0.20 0.05
0.10 6.10 + 0.30 -
1.08
0 - 8
0.67 0.60 + 0.20 -
*0.40 0.06
0.15 0.25 M
*Ni/Pd/Au plating
Package Code JEDEC JEITA Mass (reference value)
FP-16DNV Conforms Conforms 0.15 g
Rev.5.00 Jun. 04, 2004 page 13 of 14
HD74LV163A
As of January, 2003
Unit: mm
5.00 5.30 Max 16 9
1
*0.20 0.05
8 0.65 0.13 M 0.65 Max 6.40 0.20 0 - 8 0.50 0.10 1.0
4.40
*0.15 0.05
1.10 Max
0.10
0.07 +0.03 -0.04
*Ni/Pd/Au plating
Package Code JEDEC JEITA Mass (reference value)
TTP-16DAV -- -- 0.05 g
Rev.5.00 Jun. 04, 2004 page 14 of 14
Sales Strategic Planning Div.
Keep safety first in your circuit designs!
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
http://www.renesas.com
(c) 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .1.0

▲Up To Search▲

Price & Availability of HD74LV163ATELL

	To Download HD74LV163ATELL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .